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Abstract—Energy consumption has become one of the impor-
tant factors in digital systems, because of the requirement to
dissipate this energy in high-density circuits and to extend the
battery life in portable systems such as devices with wireless
communication capabilities. Flip-flops are one of the most energy-
consuming components of digital circuits. This paper presents
techniques to reduce energy consumption by individually deacti-
vating the clock when flip-flops do not have to change their value.
Flip-flop structures are proposed and selection criteria given to
obtain minimum energy consumption. The structures have been
evaluated using energy models and validated by switch-level
simulations. For the applications considered, significant energy
reductions are achieved.
Index Terms—Flip-flop energy model, gated clocks, low power
datapaths.
I. INTRODUCTION
THE REDUCTION of energy consumption has becomeone of the important factors in digital systems, because
of the requirement to dissipate this energy in the high-density
circuits that are possible with submicron technology, and of
extending the battery life in portable systems, such as high-
performance portable computers and personal digital assistants
(PDA’s) with multimedia and wireless communication capa-
bilities.
The design of low power circuits can be tackled at different
levels, from system to technology, as illustrated for instance
in [4], where numerous references to the topic can be found.
We here concentrate on techniques at the logic level for
CMOS technology, aiming at reducing the average energy
consumed in the datapath registers during an operation. This
energy accounts for a large fraction of the total energy of
the system. For instance, for the PVQ decoder described in
[12] the energy consumed by the registers is 90% of that
consumed by the datapath, and this value is of about 75%
for the radix-4 multiplier and for the accumulator that we
have implemented. Double-edge triggered (DET) flip-flops [8]
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have been proposed as one of the techniques that can produce
significant energy savings (20%) for this type of systems.
However, the synchronization model imposed by DET flip-
flops is not always applicable. For this reason, we focus on
the more conventional single-edge triggered (SET) flip-flops.
In this paper we consider the approach of disabling the
clock when the flip-flop must not change, which reduces the
energy consumed by the clock circuits internal to the flip-
flop. This approach can also be combined with appropriate
data representations to reduce the switching activity [10].
This disabling technique is related to methods proposed to
shutdown inactive portions of the system [4], [6], such as
inhibiting the register load and/or inhibiting the clock (gated
clock). Inhibiting register load is proposed in [1] but this does
not reduce the effective load on the clock. The use of gated
clocks to reduce the activity of logic modules is described in
[3]–[5], [12], [13].
Our proposal is at a finer level of granularity in which
individual flip-flops are activated/deactivated according to
their local behavior. Flip-flop structures are proposed and
models for energy consumption are developed, resulting in
criteria to select the most-appropriate structure depending on
the flip-flop activity.
To validate the models, the circuits have been implemented
in a Sea-of-Gates design framework [7] and the energy con-
sumption has been determined using a switch-level simulator
[14] based on an model with timing.
We conclude that a significant reduction in energy can be
obtained with the techniques proposed in this paper.
II. AN ENERGY MODEL FOR D FLIP-FLOPS
We now discuss a model for the energy consumed by a
D flip-flop (called in the sequel ), which is used as
a framework and a reference to compare with the proposed
structures. As shown in Fig. 1(a) the input is the output
of a combinational network and the input comes directly
from the clock. Because of the structures discussed later, we
use a trailing-edge triggered flip-flop.
Since in CMOS the main component of the energy is
dynamic, the flip-flop consumes energy whenever there is a
transition in any of its inputs, that is
1) during the transitions of These transitions are of two
types: the real transition corresponding to the function
implemented by the combinational network, and spuri-
ous transitions (glitches);
2) during both edges of the clock.
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(a)
(b)
Fig. 1. (a) Trailing-edge D flip-flop (conv). (b) A possible implementation.
Moreover, the energy consumed during a transition depends on
the present and next states of the flip-flop and on the relative
timing of the transitions, so that the following situations are
identified.
• With respect to the state, we consider three cases, namely,
when the flip-flop changes, when the state remains 0, and
when the state remains 1.
• With respect to the relative timing of the transitions and
the clock leading edge, we consider two cases, namely,
when the transition occurs before and after this edge.
Consequently, we obtain the following parameters for the
energy consumed by one event of the corresponding type:
Flip-flop changes. This includes the energy consumed
during clock edges and during the real transition of .
Flip-flop remains in state 0 (no transition in ).
Flip-flop remains in state 1 (no transition in ).
Glitch of before the leading edge of the clock.
Glitch of after the leading edge of the clock.
Note that a glitch corresponds to two spurious transitions.
The average energy per cycle is obtained by the summation
of the products of the energy parameter times the correspond-
ing average number of events per cycle (denoted by ). That
is
with and
A D flip-flop such as the one depicted in Fig. 1(b) has been
implemented based on the design in [11] and simulated at the
switch level. We have obtained
where is the fanout1 and the unit corresponds to the energy
consumed by one output transition of a 2-input NAND gate with
unit load. This expression shows that a significant fraction of
the energy is consumed when the flip-flop output does not
change
1A unit load corresponds to the input capacitance of an inverter.
III. CLOCK ACTIVATION
To reduce the energy consumed when the flip-flop output
does not change we control the input of the flip-flop by
the activation signal so that
This is implemented by the AND gate shown in Fig. 2(a).
This gate can be easily integrated in the flip-flop realization
by adding two transistors. In the sequel, we call this a gated
flip-flop (henceforth, ). Moreover, in the the input is
not necessarily (as in ), since when the value
of is a don’t care. We call this input function
As shown in Fig. 2(b), for the to operate correctly it
must be trailing-edge triggered and the signal must not
have negative transitions while the clock is high. For instance,
if in cycle signal has a negative transition while
is high, then a trailing edge in is produced, changing
to 0 incorrectly. Consequently, it must be assured that
the negative transition of (including any possible glitches)
occurs before the clock pulse. The effect of this on the delay
of the network is considered in Section V. If a leading-edge
flip-flop is used instead, an OR gate should replace the AND
and similar restrictions exist on the activation signal. In the
sequel, we only consider the trailing-edge case.
The activation signal is a function of and For
the network to operate correctly, it is necessary that
whenever the flip-flop has to change value. This condition is
stated by the following Boolean inequality:
(1)
Moreover, for a correct operation, the input must have a
value such that
if
don’t care if
These conditions are expressed by the following Boolean
inequality
(2)
The actual functions and should satisfy conditions (1)
and (2), reduce the energy consumption, and satisfy other
requirements, such as delay and area.
In the next two sections we consider structures that satisfy
(1) and (2) for two classes of situations, as follows.
Independent Case The combinational network does not in-
clude as an input. That is
(3)
where is the input
of the network.
Dependent Case is an input to the combinational net-
work, namely
(4)
As shown in Section III-B this dependence can be used to
simplify the network to obtain
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(a)
(b) (c)
Fig. 2. (a) Gated trailing-edge flip-flop (g); example of correct (b) and incorrect (c) timing.
A. Independent Case
For the independent case of expression (3), we now consider
the three structures shown in Fig. 3. For the structure,
only when the flip-flop output has to change, so
that the flip-flop clock is never activated when it does not
change, in contrast with in which the clock is activated
in every cycle. Although this corresponds to the minimum
clock activation required, this structure might not be the most
appropriate when the extra energy, area, and delay of the XOR
gate is included. Because of this, we consider also the other
two structures, in which the complexity of the generation of
the activation signal is reduced at the expense of activating the
clock in some cycles when the flip-flop output does not change.
As shown in the Table of Fig. 3, in the case the clock is
activated when the flip-flop changes and when it remains in
state 1. The implementation is shown in Fig. 3(b); the OR gate
is integrated with the AND gate and with an internal inverter in
a complex gate. Similarly, in the the clock is activated
when the flip-flop changes as well as when it remains in state 0.
The table also shows for each structure the corresponding
expression for the condition of (2), and the simplest
function that satisfies this condition.
1) Energy models: We now consider energy models for the
new flip-flop structures and give the values of the energy
parameters obtained from the switch-level simulations. The
expression for the energy is similar to that of Section II, except
that now, as discussed in Section III, all transitions of have
to occur before the leading edge of the clock. The resulting
expression is
(a) (b) (c)
(d)
Fig. 3. Flip-flop structures, output transitions for which the clock is acti-
vated, and Boolean functions for the inputs.
The parameters for flip-flop structures that have been im-
plemented are shown in Table I (the table also gives relative
area and delay, from to one unit load). From this table
we obtain the following expected conclusions.
• For the parameters and are small, since the
clock is deactivated in these cases. On the other hand,
the parameters corresponding to transitions in (that is
and ) increase with respect to because of
the XOR gate.
• For the parameter is small since the clock is
deactivated in this case. and increase somewhat
with respect to but less than for For
the situation is similar to exchanging 0 and 1.
For specific values of the characteristics of flip-flops (de-
fined by ) and the average number of transitions (defined
by ), the flip-flop structure that consumes the least energy
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TABLE I
PARAMETERS FOR THE IMPLEMENTED FLIP-FLOP STRUCTURES
(a) (b) (c)
Fig. 4. Energy ratios for (a) N0 = N1. (b) N0 = 2N1. (c) N1  0:
(a) (b) (c)
Fig. 5. Relative error between model and simulations. (a) N0 = N1. (b) N0 = 2N1. (c) N1  0.
is determined. Note that it might be convenient to use different
types of flip-flops in the same register, since the average
number of transitions might be different.
To compare the energy of different structures, we use the
ratio of energy with respect to a conventional implementation,
that is so that smaller corresponds to larger
reductions. Fig. 4 shows this ratio for several specific cases,
a fanout of unit load, and no glitches. The ratio is given as
a function of for different values of Since
for these values, the structure is better than the
structure we do not show the case; for
similar plots would be obtained with the structure better
than the structure. We conclude that, the reduction is larger
for smaller values of the best flip-flop depends on for
small the best is then for intermediate the best
is either or and finally, for large the best is
Moreover, the breakpoint between regions depends on
the ratio The case corresponds to a limiting
situation, showing the best reduction that can be achieved.
We have not considered in these plots. The value of
depends on the particular application and on the design
and implementation approach. In those applications in which
energy consumption is a crucial design factor, combinational
blocks might be designed to reduce the number of glitches
[2], [9]. In the applications considered in this paper, we have
measured the glitches for the specific implementation and have
included their effect in the energy calculations.
2) Simulation of Implementations: We have implemented
the flip-flop structures and obtained the energy from switch-
level simulations. As can be seen from Fig. 5, the relative
error of the simulations with respect to the models
is less than 5%.
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B. Dependent Case
We now consider the dependent case of (4). Because of the
dependence of on instead of first obtaining and then
and satisfying (1) and (2), the signals and are obtained
directly. Consequently, we use the structure of Fig. 2(a). To
obtain the energy expression we need to identify the different
possible events. They are
• the flip-flop output changes. In this case We use
the subscript for this event;
• the flip-flop output does not change and (clock
deactivated). We use the subscript for this event;
• the flip-flop output does not change but We use
the subscript for this event.
Moreover, there are two types of possible glitches: in input
and in input The energy expression is then
Our implementation of this flip-flop results in
As indicated in Section II, the conditions for and are
IV. APPLICATIONS
We now illustrate the use of the flip-flop structures in both
the independent and dependent cases. Two detailed examples
and a summary of the results reported for other examples are
presented. Further information on the implementation details
of all the examples can be found in [10].
In the evaluations we use flip-flops with the characteristics
described before, considering an external load for the flip-
flops of two unit loads. In the sequel, represents the total
load (external and internal) of the flip-flops. The internal load
depends on the implementation chosen for the application. The
comparisons are in terms of the ratio of the energy of the
conventional and the low power implementations. For each
application, the energy has been estimated in two different
ways, namely, (1) by applying the energy model previously
presented, and (2) by means of switch-level simulations [14]
of a realization of the circuit. To compute the average, we
have performed a suitable number of simulations with inputs
obtained from specific distributions, as indicated in each
application. Moreover, we have also implemented the required
combinational network in a Sea-of-Gates design style [7] and
report the energy ratio of the overall circuit obtained from the
switch-level simulations.
The applications in this paper have a bit-width of 16 bits.
Similar results are expected for larger operand bit-widths.
A. Independent Case: Sampling of Signals
This example corresponds to systems in which a signal is
sampled and the value is stored in a register. To reduce the
energy consumed by the register, special flip-flop structures are
advantageous for the bits that have low activity. This situation
happens, for example, for the following two scenarios.
• Slow-varying signals (compared with the sampling rate).
This occurs, for instance, in the sampling of audio and
video signals.
• Signals in which the values are most of the time close
to a fixed point. This occurs, for instance, in systems
that monitor physical quantities, such as temperature and
pressure.
As an illustration, we consider the system shown in
Fig. 6(a), in which a triangular signal is sampled and the value
loaded into a 16-bit register [Fig. 6(b)]. The frequency of the
signal and the sampling period are such that the probability
of change of flip-flop is as shown in
Fig. 6(c). This is due to the fact that the value in the register
changes by 1 each cycle. Similar results should be obtained
for other slow-varying signals.
Conventional Implementation
A conventional implementation would use conventional D
flip-flops for all bits. Assuming that the input signal has no
glitches, the energy is
since, on the average, two flip-flops change
Low Power Implementation
For the flip-flop transitions we have
and for flip-flop According to the conclusions
obtained before we use the following flip-flop structures.
• Flip-flop 0: use
• Flip-flop 1: use
• Flip-flops 2 to 15 use
The total energy is 48.0 units and the ratio is 48.0/136.8
0.35. We have implemented both register designs and, from
the switch-level simulation, have obtained a ratio of 0.32.
Since the structure has larger area and delay than the
structure we evaluate the energy when structures are
also used for flip-flops 2 to 15. The energy is now
• Flip-flop 0: use
• Flip-flop 1 to 15: use
Now the total energy is 90.0 units and the ratio is
90.0/136.8 0.66. For this case, the switch-level simulation
produces a ratio of 0.71.
B. Dependent Case: Accumulator
The operation is described by the recurrence
where and are the input operands.
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(a) (b)
(c)
Fig. 6. Sampling of a slow-varying (triangular) signal. (a) System. (b) Signal. (c) Activity of register bits.
We consider two types of representations for nonredun-
dant radix-2 and carry-save. Moreover, we consider the case
in which the value of is uniformly distributed; similar
analyzes would be applicable to other distributions.
1) Nonredundant Representation
For this case a carry-propagate adder is used. That is, as
shown in Fig. 7(a), the recurrence is implemented by the
following Boolean expression:
where is the th bit of the carry-vector. This vector can
be produced in several ways, such as using carry-ripple or
carry-lookahead structures.
Conventional Implementation
In this case conventional flip-flops are used. If the values of
are uniformly distributed, the average number of transition
in is We use a symmetric clock in which case
the glitches occur before the leading edge of the clock since
the average length of the carry chains is small with respect to
the worst-case delay of the adder. We have measured
0.52. Consequently, the energy per flip-flop is (for
Implementation with Activation Signal
In this case a is used and the simplest activation signal is
Consequently, instead of having to include an additional
XOR gate in the implementation of this results in a reduction
of one XOR gate with respect to as shown in Fig. 7(b). In
addition
Since in this case is always 0 when the flip-flop output
does not change, we have We have measured
and 0.65, resulting in the
energy per (for )
The ratio is
2) Carry-Save Representation
To have a faster operation redundant adders are used.
We illustrate the use of a carry-save adder in which the
accumulated value is represented by the sum of two vectors
so that The expressions are
Conventional Implementation
A bit slice consists of one full adder and two conventional
flip-flops, as shown in Fig. 8(a). In this case, using a symmetric
clock makes the glitches occur after the leading edge of the
clock since the average delay is similar to the worst-case delay.
We have measured the following frequencies.
• For For
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(a)
(b)
Fig. 7. Nonredundant accumulator (a) with conv and (b) with g:
resulting in the energy per bit-slice (for
Implementation with Activation Signal
The activation signal for is the same as that for in the
previous case, that is
Because of the “shifting” in the carry vector, the carry
is of the “independent” type (as in Section III-A). We have
measured
• For and Moreover, since when
the flip-flop does not change is always 0, we have
and .
• For
Because of these values the best structure for the carry bit
is as shown in Fig. 8(b). The energy per bit-slice (two
(a)
(b)
Fig. 8. Carry-save accumulator (a) conventional. (b) With activation signal.
flip-flops) is (for )
bit
The ratio is 21.7/29.2 0.74.
Implementation and Simulation
We have implemented all the accumulator designs and
obtained by switch-level simulation the following ratios for the
energy consumed by the flip-flops and for the overall energy
for the accumulator.
• Nonredundant representation with activation signal:
• Carry-save representation with activation signal:
Similar analyzes would be applicable to similar systems,
such as counters.
C. Summary of the Applications
Table II summarizes the results obtained from several exam-
ples, including those previouly described in this section. For
each application we show the case with the smallest overall
energy. In the cases of the radix-4 sequential multiplier and
the redundant accumulator, a novel encoding technique for
redundant data has been also used. Further details on this
technique can be found in [10].
We observe that the simulated results are close to those
obtained with the model. We further observe that in those
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TABLE II
SUMMARY OF THE APPLICATIONS (rs AND roverall ARE THE
ENERGY SAVINGS RATIOS OF THE FLIP-FLOPS AND OF THE
WHOLE CIRCUIT; I/D STANDS FOR INDEPENDENT/DEPENDENT CASE)
(a)
(b)
Fig. 9. Network with (a) conventional flip-flop and (b) gated flip-flop.
applications with combinational logic there is also a significant
overall energy reduction.
V. TIMING CHARACTERISTICS
We now consider the increase in cycle time that might result
from the use of clock activation. We compare the cycle times
of the networks of Fig. 9. We consider the case in which the
inputs to the combinational block come from the output of
flip-flops triggered with the same clock.
1) Conventional Flip-Flop
The cycle time when a conventional flip-flop is used is
determined by the following two restrictions:
1) The delay of plus the set-up time and the
transmission delay That is
2) The restrictions on the minimum width of the two
subcycles. That is
where and are the minimum width of the
low subcycle and the high subcycle, respectively. These
minima depend on the minimum for correct flip-flop
operation and and on the minimum width
of the clock, as determined by clock generation and
Fig. 10. Cycle for conventional case and for activation case.
distribution (which we call and So, for
example
Consequently,
as illustrated in Fig. 10.
2) Gated Flip-Flop
In contrast to the conventional case, for a network with
the cycle time is determined by the delay of both signals
and As discussed in Section III, signal has to become
stable during the part of the cycle in which the clock is low.
That is, the low subcycle time has the restriction
where is the delay for the logic calculating and is
the transmission delay of the gated flip-flop (this is somewhat
larger than that of the nongated flip-flop because of the
integrated AND gate). Since for the high subcycle
we obtain
Moreover, similarly to the conventional case, for signal
where is the delay of the logic function for the input
of the flip-flop and is the new set-up time. For practical
cases, and because of the internal delay
produced by the gated clock.
Combining the last two expressions we obtain
LANG et al.: INDIVIDUAL FLIP-FLOPS 515
TABLE III
TIMING CHARACTERISTICS OF FLIP-FLOPS STRUCTURES
which is shown in Fig. 10. For practical cases, usually
and thus
Note that when using the conventional flip-flop, the delay of
signal can be spread out over the whole cycle (low and high
subcycles), whereas when using the activation signal there is
a separate restriction on the low subcycle. Consequently, to
obtain the minimum delay it might be necessary to have an
asymmetrical clock.
For a particular situation the expressions given above have
to be compared to determine the corresponding cycle times.
The cycle time of the case with activation signal might be
larger than that of the conventional case because
1) The delay to produce might be larger than that to
produce
2) The transition time of the gated flip-flop is larger than
that of the conventional flip-flop;
3) It might be necessary to add to the other com-
ponents.
However, in some cases the delay of the signal might be
shorter than the delay of so that can be used for the
high part of the cycle, and still achieve the same cycle time.
Moreover, the timing restriction of signal may be relaxed or
even eliminated if the logic generating is not on the critical
path. This may happen, for example, in the least-significant
bits of a carry-ripple adder or when processing low-frequency
signals.
In [4], a circuit to generate a gated clock is described without
the timing restriction of the activation AND gate. However,
this circuit is complex and, therefore, only appropriate when
generating a common gated clock for several flip-flops, which
is not our case.
A. Example: Redundant Accumulator
We now consider the redundant accumulator to illustrate the
effect on the cycle time.2 All times are in units corresponding
to the propagation delay of a 2-input NAND gate, with unit load.
The timing characteristics of the flip-flop structures we use are
given in Table III. Note the two set-up times: is the
set-up time of flip-flop input with respect to the trailing
edge of the clock, whereas is the setup of the signal
applied to the input of the XOR, OR, or NAND gate with respect
to the leading edge of the clock.
2Another example is given in [10].
The cycle time for the conventional implementation is
measured)
For the implementation with activation signal and special
coding ( 2.9)
Comparing the two values for the cycle time we can see
that the implementation with activation signal is not slower
than the conventional implementation for
VI. CONCLUSIONS
Synchronous systems require the clock that dictates the tem-
poral behavior of the system. A significant amount of energy
is wasted to conservatively ensure a proper synchronization
among different components.
In this paper, fine-grain clock activation techniques have
been proposed to reduce the waste of energy in flip-flops
with low activity. In some applications, such as sequential
multipliers and accumulators, energy savings of about 25%
(for the multiplier) and 50% (for the accumulator) have been
obtained by combining the clock activation with special coding
approaches for redundant data representations. The savings
are even more significant for specific applications such as the
sampling of slow-varying signals.
Further effort is required to investigate efficient imple-
mentations of flip-flops. On the other hand, techniques for
automatically selecting the most appropriate flip-flop structure
according to activity criteria must also be explored.
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